



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/823,937	04/14/2004	Sam Denovich	18150 (AT 20958-2136)	5283

7590 01/11/2006

Robert Kapalka
Tyco Electronics Corporation
Suite 140
4550 New Linden Hill Road
Wilmington, DE 19808

EXAMINER

GILMAN, ALEXANDER

ART UNIT	PAPER NUMBER
----------	--------------

2833

DATE MAILED: 01/11/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/823,937

Applicant(s)

DENOVIK ET AL.

Examiner

Alexander D. Gilman

Art Unit

2833

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on ____.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-24 is/are pending in the application.
- 4a) Of the above claim(s) ____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) ____ is/are allowed.
- 6) ☒ Claim(s) 1-4, 6-10, 12, 14, 15, 17-19 and 21-24 is/are rejected.
- 7) ☒ Claim(s) 5, 11, 13, 16 and 20 is/are objected to.
- 8) ☐ Claim(s) ____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on ____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. ____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☒ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 6-9-05 & 8-19-05
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. ____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: ____

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-4, 6-10, 12, 14, 15 are rejected under 35 U.S.C. 102(b) as being anticipated by Barker et al.

With regard to claims 1, 12, Barker et al (US 6,866,541) disclose a patch panel system, comprising:

a frame (500);

a patch panel (100) attachable to said frame, said patch panel including a first connectivity

interface having (Fig. 2) multiple sections (110, 140, 110) joined to form an N-sided portion of a polygon

where N is greater than two; and

connector ports (400) provided on at least two of said multiple sections of said first connectivity interface.

With regard to claims 2, 14 Barker et al disclose that said multiple sections of said first

connectivity interface have planar front surfaces that are oriented at obtuse angles to one another

along a substantially arcuate path (formed by the edged surfaces of 110, 140, 110).

With regard to claims 3, 15 Barker et al disclose that at least one of said connector

ports (400) includes a rear face configured to be directly connected to a cable (540).

With regard to claim 4, Barker et al disclose that at least one of said connector ports (400) is configured

to convey a single data stream associated with a single information source or

destination.

With regard to claim 6, Barker et al disclose a multi-port connector (400) provided in

a second connectivity interface, said multi-port connector conveying multiple independent data

streams associated with multiple independent information sources or destinations.

Art Unit: 2833

With regard to claim 8 Barker et al disclose (Fig. 6) that said patch panel further includes a second connectivity interface, said first and second connectivity interfaces extending along generally concentric arcuate paths.

With regard to claim 9, Barker et al disclose (Fig. 3) that said patch panel includes a latch tab (130) thereon extending outward from said first connectivity interface, said latch tab being one of securely and hingeably (the live hinge formed at edge of 110 and 130) attached to said frame (510).

With regard to claim 10, Barker et al disclose (Fig. 4) that a plurality of said patch panels arranged adjacent one another in a stacked manner.

Claims 1, 3, 4, 7, 9, 10, 12, 15, 17, 18, 19 are rejected under 35 U.S.C. 102(b) as being anticipated by Belaidi et al.

With regard to claims 1, 12, Belaidi et al (US 6,565,260) disclose a patch panel system, comprising:
a frame (col. 3, lines 62-65);

a patch panel (100) attachable to said frame, said patch panel including a first connectivity interface (102) having (Fig. 1) multiple sections (receiving connectors 104) joined to form an N-sided portion of a polygon where N is greater than two; and
connector ports (104) provided on at least two of said multiple sections of said first connectivity interface.

With regard to claims 3, 15 Belaidi et al disclose (Fig. 2) that at least one of said connector ports includes a rear face configured to be directly connected to a cable (218).

With regard to claim 4, Belaidi et al disclose that at least one of said connector ports is configured to convey a single data stream associated with a single information source or destination.

With regard to claim 7, 17, Belaidi et al disclose (col. 3, lines 62-65); the circuit board in said patch panel, said circuit board including at least one of a communications path and a power distribution path individually joined to said connector ports

Art Unit: 2833

With regard to claim 9, Belaidi et al disclose (col. 3, lines 62-65) that said patch panel includes a latch tab thereon extending outward from said first connectivity interface, said latch tab being one of securely and hingeably attached to said frame.

With regard to claims 10, 18, Belaidi et al disclose (Fig. 4) that a plurality of said patch panels arranged adjacent one another in a stacked manner.

With regard to claim 19, Belaidi et al disclose (Fig. 6) that said multiple sections of said first connectivity interface are planar and each hold a plurality of connector ports groups into an array.

Claims 1, 12, 21-24 are rejected under 35 U.S.C. 102(b) as being anticipated by Knickerbocker.

With regard to claims 1, 12, Knickerbocker (US 4,150,867) discloses a patch panel system, comprising:

a frame (70,66,68);

a patch panel (74, 74, 74) attachable to said frame, said patch panel including a first connectivity interface having (Fig. 7) multiple sections joined to form an N-sided portion of a polygon where N is greater than two; and

connector ports (100, 40) provided on at least two of said multiple sections of said first connectivity interface.

With regard to claims 21, 23, Knickerbocker discloses that said connector ports are provided on at least three of said multiple sections of said first connectivity interface.

With regard to claims 22, 24, Knickerbocker discloses that said connector ports are provided on immediately adjacent sections (Fig 8 , r.n. 122, 122) of said multiple sections of said first connectivity interface.

Allowable Subject Matter

No prior art has been found to anticipate or render obvious the presently claimed subject matter.

Specifically, none of the prior art of record discloses the combination of the limitations presented including the patch panel having a second connectivity interface including at least one multi-port connector port communicatively interconnected with a plurality of said connector ports at said first connectivity interface (claims 5, 16) .

Art Unit: 2833

the patch panel having a wedge shaped body with opposed front and back walls, at least one of said front and back walls being generally arcuately shaped (claims 11, 13).

the connector ports being provided at said first connectivity interface are arranged into connector modules, each of said connector ports in a first connector module being communicatively coupled to a single common multi-data stream connector port provided at a second connectivity interface of said patch panel (claim 20).

Response to Arguments

Applicant's arguments filed 10/18/2005 have been fully considered but they are not persuasive. Applicants argue that each Belaidi et al and Barker et al do not disclose features of the respective claims.

However, the rejection describes the features of the claims and their equivalents at Belaidi et al and Barker et al.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Alexander D. Gilman whose telephone number is 571 272-2004. The examiner can normally be reached on Monday-Friday, 10:30 a.m. - 8:00 p.m.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Paula A. Bradley can be reached on 571 272-2800 ext. 33. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Application/Control Number: 10/823,937

Page 6

Art Unit: 2833

01/06/2006

Alex Gilman

**ALEXANDER GILMAN
PRIMARY EXAMINER**